mitll_AND2_ws workspace

Family: AND2 Reference: mitll_AND2 Backend: josim Cached
Run: 20260424T233049Z-mitll-and2-ws-josim  |  Artifacts: artifacts/runs/20260424T233049Z-mitll-and2-ws-josim  |  Status: pass  |  By: web-ui
View reference

Parameters

Physical: Dimensions: 50.1 × 70.1 µm  |  JJs: 15
NameExpressionPhysicalUnitSourceNotes
BiasCoef axis — manifest-axis sweep axis: bias_coef
IC axis — manifest-axis sweep axis: jj_ic
input_a_activity_present.min_count 2 manifest-expectation expectation threshold
input_b_activity_present.min_count 2 manifest-expectation expectation threshold
clock_activity_present.min_count 8 manifest-expectation expectation threshold
output_activity_present.min_count 2 manifest-expectation expectation threshold
▶ Cell Internals — JJ ● Inductor ▪ Resistor ▪
G PORT_A a PORT_B b PORT_CLK clk PORT_Q q E_B1 B1 E_LB1 LB1 E_B1--E_LB1 E_L1 L1 E_B1--E_L1 E_L2 L2 E_B1--E_L2 E_LP1 LP1 E_B1--E_LP1 E_RB1 RB1 E_B1--E_RB1 E_B2 B2 E_B3 B3 E_B2--E_B3 E_LB2 LB2 E_B2--E_LB2 E_B2--E_L2 E_L3 L3 E_B2--E_L3 E_RB2 RB2 E_B2--E_RB2 E_LRB2 LRB2 E_B2--E_LRB2 E_RB3 RB3 E_B2--E_RB3 E_B3--E_LB2 E_B3--E_L3 E_LP3 LP3 E_B3--E_LP3 E_B3--E_LRB2 E_B3--E_RB3 E_B4 B4 E_B5 B5 E_B4--E_B5 E_B4--E_L3 E_L5 L5 E_B4--E_L5 E_LP4 LP4 E_B4--E_LP4 E_RB4 RB4 E_B4--E_RB4 E_RB5 RB5 E_B4--E_RB5 E_B5--E_L3 E_L4 L4 E_B5--E_L4 E_B5--E_L5 E_B5--E_RB4 E_B5--E_RB5 E_LRB5 LRB5 E_B5--E_LRB5 E_B6 B6 E_B6--E_L5 E_L14 L14 E_B6--E_L14 E_RB6 RB6 E_B6--E_RB6 E_LRB6 LRB6 E_B6--E_LRB6 E_LRB12 LRB12 E_B6--E_LRB12 E_B7 B7 E_LB3 LB3 E_B7--E_LB3 E_L6 L6 E_B7--E_L6 E_L7 L7 E_B7--E_L7 E_LP7 LP7 E_B7--E_LP7 E_RB7 RB7 E_B7--E_RB7 E_B8 B8 E_B9 B9 E_B8--E_B9 E_LB4 LB4 E_B8--E_LB4 E_B8--E_L7 E_L8 L8 E_B8--E_L8 E_RB8 RB8 E_B8--E_RB8 E_LRB8 LRB8 E_B8--E_LRB8 E_RB9 RB9 E_B8--E_RB9 E_B9--E_LB4 E_B9--E_L8 E_LP9 LP9 E_B9--E_LP9 E_B9--E_LRB8 E_B9--E_RB9 E_B10 B10 E_B11 B11 E_B10--E_B11 E_B10--E_L8 E_L10 L10 E_B10--E_L10 E_LP10 LP10 E_B10--E_LP10 E_RB10 RB10 E_B10--E_RB10 E_RB11 RB11 E_B10--E_RB11 E_B11--E_L8 E_L9 L9 E_B11--E_L9 E_B11--E_L10 E_B11--E_RB10 E_B11--E_RB11 E_LRB11 LRB11 E_B11--E_LRB11 E_B12 B12 E_B12--E_B6 E_B12--E_L10 E_B12--E_L14 E_B12--E_LRB6 E_RB12 RB12 E_B12--E_RB12 E_B12--E_LRB12 E_B13 B13 E_LB5 LB5 E_B13--E_LB5 E_L11 L11 E_B13--E_L11 E_L12 L12 E_B13--E_L12 E_LP13 LP13 E_B13--E_LP13 E_RB13 RB13 E_B13--E_RB13 E_B14 B14 E_LB6 LB6 E_B14--E_LB6 E_B14--E_L12 E_L13 L13 E_B14--E_L13 E_LP14 LP14 E_B14--E_LP14 E_RB14 RB14 E_B14--E_RB14 E_B15 B15 E_LB7 LB7 E_B15--E_LB7 E_B15--E_L14 E_L15 L15 E_B15--E_L15 E_LP15 LP15 E_B15--E_LP15 E_RB15 RB15 E_B15--E_RB15 E_IB1 IB1 E_IB2 IB2 E_IB1--E_IB2 E_IB3 IB3 E_IB1--E_IB3 E_IB4 IB4 E_IB1--E_IB4 E_IB5 IB5 E_IB1--E_IB5 E_IB6 IB6 E_IB1--E_IB6 E_IB7 IB7 E_IB1--E_IB7 E_IB1--E_LB1 E_IB1--E_LP1 E_IB1--E_LP3 E_IB1--E_LP4 E_IB1--E_LP7 E_IB1--E_LP9 E_IB1--E_LP10 E_IB1--E_LP13 E_IB1--E_LP14 E_IB1--E_LP15 E_LRB1 LRB1 E_IB1--E_LRB1 E_LRB3 LRB3 E_IB1--E_LRB3 E_LRB4 LRB4 E_IB1--E_LRB4 E_LRB7 LRB7 E_IB1--E_LRB7 E_LRB9 LRB9 E_IB1--E_LRB9 E_LRB10 LRB10 E_IB1--E_LRB10 E_LRB13 LRB13 E_IB1--E_LRB13 E_LRB14 LRB14 E_IB1--E_LRB14 E_LRB15 LRB15 E_IB1--E_LRB15 E_IB2--E_IB3 E_IB2--E_IB4 E_IB2--E_IB5 E_IB2--E_IB6 E_IB2--E_IB7 E_IB2--E_LB2 E_IB2--E_LP1 E_IB2--E_LP3 E_IB2--E_LP4 E_IB2--E_LP7 E_IB2--E_LP9 E_IB2--E_LP10 E_IB2--E_LP13 E_IB2--E_LP14 E_IB2--E_LP15 E_IB2--E_LRB1 E_IB2--E_LRB3 E_IB2--E_LRB4 E_IB2--E_LRB7 E_IB2--E_LRB9 E_IB2--E_LRB10 E_IB2--E_LRB13 E_IB2--E_LRB14 E_IB2--E_LRB15 E_IB3--E_IB4 E_IB3--E_IB5 E_IB3--E_IB6 E_IB3--E_IB7 E_IB3--E_LB3 E_IB3--E_LP1 E_IB3--E_LP3 E_IB3--E_LP4 E_IB3--E_LP7 E_IB3--E_LP9 E_IB3--E_LP10 E_IB3--E_LP13 E_IB3--E_LP14 E_IB3--E_LP15 E_IB3--E_LRB1 E_IB3--E_LRB3 E_IB3--E_LRB4 E_IB3--E_LRB7 E_IB3--E_LRB9 E_IB3--E_LRB10 E_IB3--E_LRB13 E_IB3--E_LRB14 E_IB3--E_LRB15 E_IB4--E_IB5 E_IB4--E_IB6 E_IB4--E_IB7 E_IB4--E_LB4 E_IB4--E_LP1 E_IB4--E_LP3 E_IB4--E_LP4 E_IB4--E_LP7 E_IB4--E_LP9 E_IB4--E_LP10 E_IB4--E_LP13 E_IB4--E_LP14 E_IB4--E_LP15 E_IB4--E_LRB1 E_IB4--E_LRB3 E_IB4--E_LRB4 E_IB4--E_LRB7 E_IB4--E_LRB9 E_IB4--E_LRB10 E_IB4--E_LRB13 E_IB4--E_LRB14 E_IB4--E_LRB15 E_IB5--E_IB6 E_IB5--E_IB7 E_IB5--E_LB5 E_IB5--E_LP1 E_IB5--E_LP3 E_IB5--E_LP4 E_IB5--E_LP7 E_IB5--E_LP9 E_IB5--E_LP10 E_IB5--E_LP13 E_IB5--E_LP14 E_IB5--E_LP15 E_IB5--E_LRB1 E_IB5--E_LRB3 E_IB5--E_LRB4 E_IB5--E_LRB7 E_IB5--E_LRB9 E_IB5--E_LRB10 E_IB5--E_LRB13 E_IB5--E_LRB14 E_IB5--E_LRB15 E_IB6--E_IB7 E_IB6--E_LB6 E_IB6--E_LP1 E_IB6--E_LP3 E_IB6--E_LP4 E_IB6--E_LP7 E_IB6--E_LP9 E_IB6--E_LP10 E_IB6--E_LP13 E_IB6--E_LP14 E_IB6--E_LP15 E_IB6--E_LRB1 E_IB6--E_LRB3 E_IB6--E_LRB4 E_IB6--E_LRB7 E_IB6--E_LRB9 E_IB6--E_LRB10 E_IB6--E_LRB13 E_IB6--E_LRB14 E_IB6--E_LRB15 E_IB7--E_LB7 E_IB7--E_LP1 E_IB7--E_LP3 E_IB7--E_LP4 E_IB7--E_LP7 E_IB7--E_LP9 E_IB7--E_LP10 E_IB7--E_LP13 E_IB7--E_LP14 E_IB7--E_LP15 E_IB7--E_LRB1 E_IB7--E_LRB3 E_IB7--E_LRB4 E_IB7--E_LRB7 E_IB7--E_LRB9 E_IB7--E_LRB10 E_IB7--E_LRB13 E_IB7--E_LRB14 E_IB7--E_LRB15 E_LB1--E_RB1 E_LB2--E_LRB2 E_LB2--E_RB3 E_LB3--E_RB7 E_LB4--E_LRB8 E_LB4--E_RB9 E_LB5--E_RB13 E_LB6--E_RB14 E_LB7--E_RB15 E_L1--PORT_A E_L1--E_LB1 E_L1--E_L2 E_L1--E_RB1 E_L2--E_LB1 E_L2--E_RB1 E_L2--E_RB2 E_L3--E_LB2 E_L3--E_L5 E_L3--E_LRB2 E_L3--E_RB3 E_L3--E_RB4 E_L3--E_RB5 E_L4--E_L9 E_L4--E_LRB5 E_L5--E_RB4 E_L5--E_RB5 E_L5--E_RB6 E_L6--PORT_B E_L6--E_LB3 E_L6--E_L7 E_L6--E_RB7 E_L7--E_LB3 E_L7--E_RB7 E_L7--E_RB8 E_L8--E_LB4 E_L8--E_LRB8 E_L8--E_RB9 E_L8--E_RB10 E_L8--E_RB11 E_L9--E_LRB11 E_L10--E_L8 E_L10--E_RB10 E_L10--E_RB11 E_L10--E_RB12 E_L11--PORT_CLK E_L11--E_LB5 E_L11--E_L12 E_L11--E_RB13 E_L12--E_LB5 E_L12--E_LB6 E_L12--E_L13 E_L12--E_RB13 E_L12--E_RB14 E_L13--E_LB6 E_L13--E_L4 E_L13--E_L9 E_L13--E_RB14 E_L14--E_LB7 E_L14--E_L15 E_L14--E_LRB6 E_L14--E_LRB12 E_L14--E_RB15 E_L15--PORT_Q E_L15--E_LB7 E_L15--E_RB15 E_LP1--E_LP3 E_LP1--E_LP4 E_LP1--E_LP7 E_LP1--E_LP9 E_LP1--E_LP10 E_LP1--E_LP13 E_LP1--E_LP14 E_LP1--E_LP15 E_LP1--E_LRB1 E_LP1--E_LRB3 E_LP1--E_LRB4 E_LP1--E_LRB7 E_LP1--E_LRB9 E_LP1--E_LRB10 E_LP1--E_LRB13 E_LP1--E_LRB14 E_LP1--E_LRB15 E_LP3--E_LP4 E_LP3--E_LP7 E_LP3--E_LP9 E_LP3--E_LRB1 E_LP3--E_LRB3 E_LP3--E_LRB4 E_LP3--E_LRB7 E_LP3--E_LRB9 E_LP3--E_LRB10 E_LP3--E_LRB13 E_LP3--E_LRB14 E_LP3--E_LRB15 E_LP4--E_LP7 E_LP4--E_LP9 E_LP4--E_LRB1 E_LP4--E_LRB3 E_LP4--E_LRB4 E_LP4--E_LRB7 E_LP4--E_LRB9 E_LP4--E_LRB10 E_LP4--E_LRB13 E_LP4--E_LRB14 E_LP4--E_LRB15 E_LP7--E_LP9 E_LP7--E_LRB1 E_LP7--E_LRB3 E_LP7--E_LRB4 E_LP7--E_LRB7 E_LP7--E_LRB9 E_LP7--E_LRB10 E_LP7--E_LRB13 E_LP7--E_LRB14 E_LP7--E_LRB15 E_LP9--E_LRB1 E_LP9--E_LRB3 E_LP9--E_LRB4 E_LP9--E_LRB7 E_LP9--E_LRB9 E_LP9--E_LRB10 E_LP9--E_LRB13 E_LP9--E_LRB14 E_LP9--E_LRB15 E_LP10--E_LP3 E_LP10--E_LP4 E_LP10--E_LP7 E_LP10--E_LP9 E_LP10--E_LP13 E_LP10--E_LP14 E_LP10--E_LP15 E_LP10--E_LRB1 E_LP10--E_LRB3 E_LP10--E_LRB4 E_LP10--E_LRB7 E_LP10--E_LRB9 E_LP10--E_LRB10 E_LP10--E_LRB13 E_LP10--E_LRB14 E_LP10--E_LRB15 E_LP13--E_LP3 E_LP13--E_LP4 E_LP13--E_LP7 E_LP13--E_LP9 E_LP13--E_LP14 E_LP13--E_LP15 E_LP13--E_LRB1 E_LP13--E_LRB3 E_LP13--E_LRB4 E_LP13--E_LRB7 E_LP13--E_LRB9 E_LP13--E_LRB10 E_LP13--E_LRB13 E_LP13--E_LRB14 E_LP13--E_LRB15 E_LP14--E_LP3 E_LP14--E_LP4 E_LP14--E_LP7 E_LP14--E_LP9 E_LP14--E_LP15 E_LP14--E_LRB1 E_LP14--E_LRB3 E_LP14--E_LRB4 E_LP14--E_LRB7 E_LP14--E_LRB9 E_LP14--E_LRB10 E_LP14--E_LRB13 E_LP14--E_LRB14 E_LP14--E_LRB15 E_LP15--E_LP3 E_LP15--E_LP4 E_LP15--E_LP7 E_LP15--E_LP9 E_LP15--E_LRB1 E_LP15--E_LRB3 E_LP15--E_LRB4 E_LP15--E_LRB7 E_LP15--E_LRB9 E_LP15--E_LRB10 E_LP15--E_LRB13 E_LP15--E_LRB14 E_LP15--E_LRB15 E_LRB1--E_RB1 E_LRB1--E_LRB3 E_LRB1--E_LRB4 E_LRB1--E_LRB7 E_LRB1--E_LRB9 E_LRB1--E_LRB10 E_LRB1--E_LRB13 E_LRB1--E_LRB14 E_LRB1--E_LRB15 E_LRB2--E_RB2 E_LRB2--E_RB3 E_LRB3--E_RB3 E_LRB3--E_LRB4 E_LRB3--E_LRB7 E_LRB3--E_LRB9 E_RB4--E_RB5 E_LRB4--E_RB4 E_LRB4--E_LRB7 E_LRB4--E_LRB9 E_LRB5--E_RB5 E_LRB6--E_RB6 E_LRB7--E_RB7 E_LRB7--E_LRB9 E_LRB8--E_RB8 E_LRB8--E_RB9 E_LRB9--E_RB9 E_RB10--E_RB11 E_LRB10--E_LRB3 E_LRB10--E_LRB4 E_LRB10--E_LRB7 E_LRB10--E_LRB9 E_LRB10--E_RB10 E_LRB10--E_LRB13 E_LRB10--E_LRB14 E_LRB10--E_LRB15 E_LRB11--E_RB11 E_LRB12--E_LRB6 E_LRB12--E_RB12 E_LRB13--E_LRB3 E_LRB13--E_LRB4 E_LRB13--E_LRB7 E_LRB13--E_LRB9 E_LRB13--E_RB13 E_LRB13--E_LRB14 E_LRB13--E_LRB15 E_LRB14--E_LRB3 E_LRB14--E_LRB4 E_LRB14--E_LRB7 E_LRB14--E_LRB9 E_LRB14--E_RB14 E_LRB14--E_LRB15 E_LRB15--E_LRB3 E_LRB15--E_LRB4 E_LRB15--E_LRB7 E_LRB15--E_LRB9 E_LRB15--E_RB15

Schematic Open full view ↗

★ curated curated deps/upstream/RSFQlib/RSFQlib/mitll_AND2/THmitll_AND2_v3p0_schematic.sch
14 17 114 15 16 117 18 118 19 20 121 22 21 123 124 24 13 110 23 10 11 1 4 101 2 3 104 5 105 6 7 9 8 25 125 26 27 28 128 29 112 12 131 32 33 31 108 30 B7 L6 L7 LP7 LB3 LRB7 IB3 RB7 comp_8 comp_9 comp_10 RB8 LRB8 B8 B9 L8 LP9 LB4 LRB9 IB4 RB9 comp_21 comp_22 comp_23 B10 L10 LP10 LRB10 RB10 comp_29 comp_30 RB12 LRB12 L9 L4 RB5 LRB5 B5 LRB11 RB11 B1 L1 L2 LP1 LB1 LRB1 IB1 RB1 comp_48 comp_49 comp_50 RB2 LRB2 B2 B3 L3 LP3 LB2 LRB3 IB2 RB3 comp_61 comp_62 comp_63 B4 LP4 comp_66 LRB4 RB4 comp_69 B13 L11 L12 LP13 LB5 LRB13 IB5 RB13 comp_78 comp_79 comp_80 B14 L13 LP14 LB6 LRB14 IB6 RB14 comp_88 comp_89 comp_90 L5 RB6 LRB6 B15 LP15 LB7 LRB15 IB7 RB15 comp_100 comp_101 comp_102 L14 L15 B6 B11 B12 ★ curated mitll_AND2

Truth Table

AND: output pulse only when both A and B received before clock

ABClkOut
00pulse0
pulse0pulse0
0pulsepulse0
pulsepulsepulsepulse
▶ Testbench connectivity & netlist
Full testbench connectivity view — not a true schematic.
G cluster_dut DUT cluster_tb Testbench N_GND GND E_I_A I_A E_I_A->N_GND N_1 1 E_I_A->N_1 E_XSOURCEINA XSOURCEINA E_XSOURCEINA->N_1 N_2 2 E_XSOURCEINA->N_2 E_XLOADINA XLOADINA E_XLOADINA->N_2 N_3 3 E_XLOADINA->N_3 E_I_B I_B E_I_B->N_GND N_4 4 E_I_B->N_4 E_XSOURCEINB XSOURCEINB E_XSOURCEINB->N_4 N_5 5 E_XSOURCEINB->N_5 E_XLOADINB XLOADINB E_XLOADINB->N_5 N_6 6 E_XLOADINB->N_6 E_I_CLK I_CLK E_I_CLK->N_GND N_7 7 E_I_CLK->N_7 E_XSOURCEINCLK XSOURCEINCLK E_XSOURCEINCLK->N_7 N_8 8 E_XSOURCEINCLK->N_8 E_XLOADINCLK XLOADINCLK E_XLOADINCLK->N_8 N_9 9 E_XLOADINCLK->N_9 E_XLOADOUTQ XLOADOUTQ N_10 10 E_XLOADOUTQ->N_10 N_11 11 E_XLOADOUTQ->N_11 E_XSINKOUTQ XSINKOUTQ E_XSINKOUTQ->N_11 E_XDUT XDUT E_XDUT->N_3 E_XDUT->N_6 E_XDUT->N_9 E_XDUT->N_10
Raw netlist
* JSIM deck file generated with TimEx
* === DEVICE-UNDER-TEST ===
* Back-annotated simulation file written by InductEx v.6.1.52 on 2022/08/09.
* Author: L. Schindler
* Version: 3.0
* Last modification date: 4 August 2022
* Last modification by: T. Hall
* Copyright (c) 2018-2022 Lieze Schindler, Tessa Hall, Stellenbosch University
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this cell library and associated documentation files (the "Library"), to deal
* in the Library without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Library, and to permit persons to whom the Library is
* furnished to do so, subject to the following conditions:
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Library.
* THE LIBRARY IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE LIBRARY OR THE USE OR OTHER DEALINGS IN THE
* LIBRARY.
* For questions about the library, contact Tessa Hall, 19775539@sun.ac.za.
* The cell is not designed to be connected directly to passive transmission lines.
*$Ports  a b clk q
.subckt THmitll_AND2 a b clk q
.model jjmit jj(rtype=1, vg=2.8mV, cap=0.07pF, r0=160, rn=16, icrit=0.1mA)
.param Phi0=2.067833848E-15
.param B0=1
.param Ic0=0.0001
.param IcRs=100u*6.859904418
.param B0Rs=IcRs/Ic0*B0
.param Rsheet=2 
.param Lsheet=1.13e-12 
.param LP=0.5p
.param IC=2.5
.param LB=2p
.param BiasCoef=0.7
.param B1=2.5
.param B2=1.60
.param B3=1.94
.param B4=1.57
.param B5=1.25
.param B6=1.25
.param B7=2.5
.param B8=1.60
.param B9=1.94
.param B10=1.57
.param B11=1.25
.param B12=1.25
.param B13=2.5
.param B14=1.71
.param B15=2.5
.param IB1=175u
.param IB2=162u
.param IB3=175u
.param IB4=162u
.param IB5=175u
.param IB6=124u
.param IB7=175u
.param LB1=LB
.param LB2=LB
.param LB3=LB
.param LB4=LB
.param LB5=LB
.param LB6=LB
.param LB7=LB
.param L1=1.8843p
.param L2=4.2266p
.param L3=9.6820p
.param L4=0.9913p
.param L5=2.5745p
.param L6=1.8843p
.param L7=4.2266p
.param L8=9.6820p
.param L9=0.9913p
.param L10=2.5745p
.param L11=1.5293p
.param L12=2.6230p
.param L13=0.7965p
.param L14=0.7671p
.param L15=1.2144p
.param LP1=LP
.param LP3=LP
.param LP4=LP
.param LP7=LP
.param LP9=LP
.param LP10=LP
.param LP13=LP
.param LP14=LP
.param LP15=LP
.param RB1=B0Rs/B1
.param RB2=B0Rs/B2
.param RB3=B0Rs/B3
.param RB4=B0Rs/B4
.param RB5=B0Rs/B5
.param RB6=B0Rs/B6
.param RB7=B0Rs/B7
.param RB8=B0Rs/B8
.param RB9=B0Rs/B9
.param RB10=B0Rs/B10
.param RB11=B0Rs/B11
.param RB12=B0Rs/B12
.param RB13=B0Rs/B13
.param RB14=B0Rs/B14
.param RB15=B0Rs/B15
.param LRB1=(RB1/Rsheet)*Lsheet+LP
.param LRB2=(RB2/Rsheet)*Lsheet
.param LRB3=(RB3/Rsheet)*Lsheet+LP
.param LRB4=(RB4/Rsheet)*Lsheet+LP
.param LRB5=(RB5/Rsheet)*Lsheet
.param LRB6=(RB6/Rsheet)*Lsheet
.param LRB7=(RB7/Rsheet)*Lsheet+LP
.param LRB8=(RB8/Rsheet)*Lsheet
.param LRB9=(RB9/Rsheet)*Lsheet+LP
.param LRB10=(RB10/Rsheet)*Lsheet+LP
.param LRB11=(RB11/Rsheet)*Lsheet
.param LRB12=(RB12/Rsheet)*Lsheet
.param LRB13=(RB13/Rsheet)*Lsheet+LP
.param LRB14=(RB14/Rsheet)*Lsheet+LP
.param LRB15=(RB15/Rsheet)*Lsheet+LP
B1 1 2 jjmit  area=B1 
B2 4 5 jjmit  area=B2 
B3 5 6 jjmit  area=B3 
B4 8 9 jjmit  area=B4 
B5 8 10 jjmit  area=B5 
B6 12 13 jjmit  area=B6 
B7 14 15 jjmit  area=B7 
B8 17 18 jjmit  area=B8 
B9 18 19 jjmit  area=B9 
B10 21 22 jjmit  area=B10 
B11 21 23 jjmit  area=B11 
B12 24 13 jjmit  area=B12 
B13 25 26 jjmit  area=B13 
B14 28 29 jjmit  area=B14 
B15 31 32 jjmit  area=B15
IB1 0 3 pwl(0 0 5p IB1)
IB2 0 7 pwl(0 0 5p IB2)
IB3 0 16 pwl(0 0 5p IB3)
IB4 0 20 pwl(0 0 5p IB4)
IB5 0 27 pwl(0 0 5p IB5)
IB6 0 30 pwl(0 0 5p IB6)
IB7 0 33 pwl(0 0 5p IB7)
LB1 3 1 1.032E-012 
LB2 7 5 3.135E-012 
LB3 16 14 1.016E-012 
LB4 20 18 3.19E-012 
LB5 27 25 1.708E-012 
LB6 30 28 6.363E-013 
LB7 33 31 7.55E-013 
L1 a 1 1.874E-012 
L2 1 4 4.249E-012 
L3 5 8 9.672E-012 
L4 10 11 9.976E-013 
L5 8 12 2.561E-012 
L6 b 14 1.875E-012 
L7 14 17 4.233E-012 
L8 18 21 9.691E-012 
L9 11 23 9.928E-013 
L10 21 24 2.556E-012 
L11 clk 25 1.531E-012 
L12 25 28 2.626E-012 
L13 28 11 7.973E-013 
L14 13 31 7.691E-013 
L15 31 q 1.217E-012 
LP1 2 0 3.464E-013 
LP3 6 0 6.827E-013 
LP4 0 9 4.723E-013 
LP7 15 0 3.484E-013 
LP9 19 0 6.81E-013 
LP10 22 0 4.756E-013 
LP13 26 0 3.392E-013 
LP14 29 0 3.972E-013 
LP15 32 0 3.699E-013 
RB1 1 101 RB1  
LRB1 101 0 LRB1 
RB2 4 104 RB2  
LRB2 104 5 LRB2 
RB3 5 105 RB3  
LRB3 105 0 LRB3 
RB4 108 8 RB4  
LRB4 0 108 LRB4 
RB5 8 110 RB5  
LRB5 110 10 LRB5 
RB6 12 112 RB6  
LRB6 112 13 LRB6 
RB7 14 114 RB7  
LRB7 114 0 LRB7 
RB8 17 117 RB8  
LRB8 117 18 LRB8 
RB9 18 118 RB9  
LRB9 118 0 LRB9 
RB10 21 121 RB10  
LRB10 121 0 LRB10 
RB11 123 21 RB11  
LRB11 23 123 LRB11 
RB12 24 124 RB12  
LRB12 124 13 LRB12 
RB13 25 125 RB13  
LRB13 125 0 LRB13 
RB14 28 128 RB14  
LRB14 128 0 LRB14 
RB15 31 131 RB15  
LRB15 131 0 LRB15 
.ends
* === SOURCE DEFINITION ===
.SUBCKT SOURCECELL  a q
.model jjmit jj(rtype=1, vg=2.8mv, cap=0.07pf, r0=160, rn=16, icrit=0.1ma)
.param phi0=2.067833848e-15
.param b0=1
.param ic0=0.0001
.param icrs=100u*6.859904418
.param b0rs=icrs/ic0*b0
.param rsheet=2
.param lsheet=1.13e-12
.param lp=0.5p
.param ic=2.5
.param lb=2p
.param biascoef=0.7
.param b1=2.25
.param b2=2.25
.param b3=ic
.param ib1=275u
.param ib2=b3*ic0*biascoef
.param lb1=lb
.param lb2=lb
.param l1=1p
.param l2=3.9p
.param l3=0.6p
.param l4=1.1p
.param l5=4.5p
.param l6=phi0/(4*ic*ic0)
.param lp2=lp
.param lp3=lp
.param rb1=b0rs/b1
.param rb2=b0rs/b2
.param rb3=b0rs/b3
.param lrb1=(rb1/rsheet)*lsheet
.param lrb2=(rb2/rsheet)*lsheet+lp
.param lrb3=(rb3/rsheet)*lsheet+lp
b1 2 3 jjmit  area=b1
b2 5 6 jjmit  area=b2
b3 7 8 jjmit  area=b3
ib1 0 4 pwl(0 0 5p ib1)
ib2 0 9 pwl(0 0 5p ib2)
lb1 4 3 2.825e-012
lb2 9 7 2.942e-012
l1 a 1 1.672e-012
l2 1 0 3.901e-012
l3 1 2 5.953e-013
l4 3 5 1.1e-012
l5 5 7 4.542e-012
l6 7 q 2.012e-012
lp2 6 0 3.924e-013
lp3 8 0 3.841e-013
rb1 2 102 rb1
lrb1 102 3 lrb1
rb2 5 105 rb2
lrb2 105 0 lrb2
rb3 7 107 rb3
lrb3 107 0 lrb3
.ENDS SOURCECELL
* === INPUT LOAD DEFINITION ===
.SUBCKT LOADINCELL  a q
.model jjmit jj(rtype=1, vg=2.8mv, cap=0.07pf, r0=160, rn=16, icrit=0.1ma)
.param phi0=2.067833848e-15
.param b0=1
.param ic0=0.0001
.param icrs=100u*6.859904418
.param b0rs=icrs/ic0*b0
.param rsheet=2
.param lsheet=1.13e-12
.param lp=0.5p
.param ic=2.5
.param lb=2p
.param biascoef=0.7
.param b1=ic
.param b2=ic
.param ib1=(b1+b2)*ic0*biascoef
.param lb1=lb
.param l1=phi0/(4*b1*ic0)
.param l2=phi0/(4*b1*ic0)
.param l3=phi0/(4*b2*ic0)
.param l4=phi0/(4*b2*ic0)
.param lp1=lp
.param lp2=lp
.param rb1=b0rs/b1
.param rb2=b0rs/b2
.param lrb1=(rb1/rsheet)*lsheet+lp
.param lrb2=(rb2/rsheet)*lsheet+lp
b1 1 2 jjmit  area=b1
b2 5 6 jjmit  area=b2
ib1 0 4 pwl(0 0 5p ib1)
lb1 4 3 2.336e-012
l1 a 1 2.07e-012
l2 1 3 2.088e-012
l3 3 5 2.082e-012
l4 5 q 2.072e-012
lp1 2 0 3.137e-013
lp2 6 0 3.123e-013
rb1 1 101 rb1
lrb1 101 0 lrb1
rb2 5 105 rb2
lrb2 105 0 lrb2
.ENDS LOADINCELL
* === OUTPUT LOAD DEFINITION ===
.SUBCKT LOADOUTCELL  a q
.model jjmit jj(rtype=1, vg=2.8mv, cap=0.07pf, r0=160, rn=16, icrit=0.1ma)
.param phi0=2.067833848e-15
.param b0=1
.param ic0=0.0001
.param icrs=100u*6.859904418
.param b0rs=icrs/ic0*b0
.param rsheet=2
.param lsheet=1.13e-12
.param lp=0.5p
.param ic=2.5
.param lb=2p
.param biascoef=0.7
.param b1=ic
.param b2=ic
.param ib1=(b1+b2)*ic0*biascoef
.param lb1=lb
.param l1=phi0/(4*b1*ic0)
.param l2=phi0/(4*b1*ic0)
.param l3=phi0/(4*b2*ic0)
.param l4=phi0/(4*b2*ic0)
.param lp1=lp
.param lp2=lp
.param rb1=b0rs/b1
.param rb2=b0rs/b2
.param lrb1=(rb1/rsheet)*lsheet+lp
.param lrb2=(rb2/rsheet)*lsheet+lp
b1 1 2 jjmit  area=b1
b2 5 6 jjmit  area=b2
ib1 0 4 pwl(0 0 5p ib1)
lb1 4 3 2.336e-012
l1 a 1 2.07e-012
l2 1 3 2.088e-012
l3 3 5 2.082e-012
l4 5 q 2.072e-012
lp1 2 0 3.137e-013
lp2 6 0 3.123e-013
rb1 1 101 rb1
lrb1 101 0 lrb1
rb2 5 105 rb2
lrb2 105 0 lrb2
.ENDS LOADOUTCELL
* === SINK DEFINITION ===
.SUBCKT SINKCELL  1
r1 1 0 2
.ENDS SINKCELL
* ===== MAIN =====
I_a 0 1 pwl(0 0 150p 0 153p 600u 156p 0 250p 0 253p 600u 256p 0 280p 0 283p 600u 286p 0 540p 0 543p 600u 546p 0 600p 0 603p 600u 606p 0 640p 0 643p 600u 646p 0 780p 0 783p 600u 786p 0)
XSOURCEINa SOURCECELL 1 2
XLOADINa LOADINCELL 2 3
I_b 0 4 pwl(0 0 350p 0 353p 600u 356p 0 450p 0 453p 600u 456p 0 480p 0 483p 600u 486p 0 560p 0 563p 600u 566p 0 580p 0 583p 600u 586p 0 660p 0 663p 600u 666p 0 740p 0 743p 600u 746p 0)
XSOURCEINb SOURCECELL 4 5
XLOADINb LOADINCELL 5 6
I_clk 0 7 pulse(0 600u 20p 2p 2p 1p 100p)
XSOURCEINclk SOURCECELL 7 8
XLOADINclk LOADINCELL 8 9
XLOADOUTq LOADOUTCELL 10 11
XSINKOUTq SINKCELL 11
XDUT THmitll_AND2 3 6 9 10
.tran 0.025p 1000p 0
.print i(L1.XDUT) p(B1.XDUT) i(L6.XDUT) p(B7.XDUT) i(L11.XDUT) p(B13.XDUT) p(B15.XDUT) p(B1.XLOADOUTq)
.end

Layout

Layout

Simulation

No runs yet. Click "Run simulation" to start.
Criteria: input_a_activity_present: pass | input_b_activity_present: pass | clock_activity_present: pass | output_activity_present: pass | output_not_exceed_clock: pass
Artifacts: output.csv stdout.txt stderr.txt report.md